


1ec 3 chy Figures needed for sheets Solution








Clock Read write Erablein

Sheet #5 MOV X(Rsre), Rost (write microprogram) Call microvolatine 57.24 *microinstruction* 000 PCout, MARin, Read, Select 4, Add, Zin 001 Zout, PCin, lin, WMFC 002 MDRout, IRin 300 MBranch & MPC @ 1613 6-161 PCout, MARin, Read, Select4, Add, Zin X 162 Zout, PCin, WMFC 64 RSFEart, Selecty, Add, Zin 165 Zout, MARin, Read MBranch & MPC 4-170; MPG = [IR], WMFC 70 MDRout, MARin, Read, WMFC 171 M DRout, Jin-172 Rostout, Select Y, Add, Zin 173 Zout, Rost, End: es riends eigen Ed Dia a to granin co 6 [ Eigule 7-20] 3)

## Figures needed to solve Sheet #5



/

-5-

Project 5

# Mov X(Rsrc), Rost

- 1. PCout MARin, Read, Select 4 Add, Zin
- 2. Zout PCin, Yin, WMFC.
- 3. MDRout, IRin
- 4. offset- field-of IRout, MARin, Read
- 5. Rscrout, Ying WMFC
- 6. MDRout, Select Y, Add, Zin
- 7. Zout, MARin, Read.
- 8. WMFC
- 9. MDRout, Rost in, End

Branch on Negative Branch ( o loop

if N=0 No Branch
if N=1 Branch
(Single Bus Structure)

- 1. PCout, MARin, Read, Select4, Add, Zin
- 2- Zout, PCin, Vin, WMFC
- 3. MDRout IRin
- 4. Offset-field-of-IRout, Select Y, Add, Zin, if N=0 then End


5- Zout, PCin, End.

Mulbiple - Bus Structure

- 1- Plants, R=B, MARin, Read, Inc PC
- 2. LUMFC
- 3. MDROUTB, R=B, IRin
- 4. PCouts, Offset-field-of-IRoutA, Add,


if N=0 then End

5. PCin, End



St	Assi	· · · · · · · · · · · · · · · · · · ·
(7.3c	) Address	Microinstruction
	0000 0010 0010 0011 0100 0101 1001 1001 1001 1101 1101 1111	B  if (b6bs) = 00) then MBranch 0111  if (b6bs) = 01) then MBranch 1010  if (b6bs) = 10) then MBranch 1100  I  MBranch 1111  C  D  MBranch 1111  E  MBranch 1111  F  G  H  J
		6-

,



rigure readed for Figure Figur

2. v.s. Figure 7.19 2. 7.32 2. 7.32 2. 7.32 2. 7.33





Figure 7.19 An example of a partial format for field-encoded microinstructions.

then be assigned a distinct code that represents the microinstruction. Such full encoding is likely to further reduce the length of microwords but also to increase the complexity of the required decoder circuits.

Highly encoded schemes that use compact codes to specify only a small number of control functions in each microiustruction are referred to as a vertical organization. On the other hand, the minimally encoded scheme of Figure 7.15, in which many resources can be controlled with a single microinstruction, is called a horizontal organization. The horizontal approach is useful when a higher operating speed is desired and when the machine structure allows parallel use of resources. The vertical approach results in considerably slower operating speeds because more microinstructions are needed to perform the desired control functions. Although fewer bits are required for each microinstruction, this does not imply that the total number of bits in the control store is smaller. The significant factor is that less hardware is needed to handle the execution of microinstructions.

7-31) need figure 7-19.
To reduce the number of bits needed to encode control Signals in Figure (7.19).
D put the Yin Control Signal as the fourth Signal in Es to reduce F3 by one bit
2 Combine fields F6, F7, and F8 into a single 2-bit field that represents: 00: Selecty 01: Selecty
Finally) 11 5 END
FI F3 F4 F3 F6 (4 bits) (3 bits) (2 bits) (4 bits) (2 bits) (2 bits)
OD: No langer OD: No langer OD: Select 4
His gas Li lempin So Lis Vin 112 End-
19 (1) (1) (2) (2) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4
-9-



the contents of R1 are transferred to register Y in step 5, to prepare for the addition operation. When the Read operation is completed, the memory operand is available in register MDR, and the addition operation is performed in step 6. The contents of MDR are gated to the bus, and thus also to the B input of the ALU, and register Y is selected as the second input to the ALU by choosing SelectY. The sum is stored in register Z, then transferred to R1 in step 7. The End signal causes a new instruction fetch cycle to begin by returning to step 1.

This discussion accounts for all control signals in Figure 7.6 except  $Y_{in}$  in step 2. There is no need to copy the updated contents of PC into register Y when executing the Add instruction. But, in Branch instructions the updated value of the PC is needed to compute the Branch target address. To speed up the execution of Branch instructions, this value is copied into register Y in step 2. Since step 2 is part of the fetch phase, the same action will be performed for all instructions. This does not cause any harm because register Y is not used for any other purpose at that time.

### 7.2.1 Branch Instructions

A branch instruction replaces the contents of the PC with the branch target address. This address is usually obtained by adding an offset X, which is given in the branch instruction, to the updated value of the PC. Figure 7.7 gives a control sequence that implements an unconditional branch instruction. Processing starts, as usual, with the fetch phase. This phase ends when the instruction is loaded into the IR in step 3. The offset value is extracted from the IR by the instruction decoding circuit, which will also perform sign extension if required. Since the value of the updated PC is already available in register Y, the offset X is gated onto the bus in step 4, and an addition operation is performed. The result, which is the branch target address, is loaded into the PC in step 5.

The offset X used in a branch instruction is usually the difference between the branch target address and the address immediately following the branch instruction.

Problem 7-32

Figure 7.7

Figure 7.7

Skyling in the line of the l

Step	Action
1	PCout, MARin, Read, Select4, Add, Zin
2	Zout, PCin, Yin, WMFC
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	Offset-field-of-IR $_{out}$ , Add, $Z_{in}$
5	Zout, PCin, End

Figure 7.7 Control sequence for an unconditional Branch instruction.

-11-

### 7.2 EXECUTION OF A COMPLETE INSTRUCTION

Let us now put together the sequence of elementary operations required to execute one instruction. Consider the instruction

#### Add (R3), R1

which adds the contents of a memory location pointed to by R3 to register R1. Executing this instruction requires the following actions:

- 1. Fetch the instruction.
- 2. Fetch the first operand (the contents of the memory location pointed to by R3).
- Perform the addition.
- Load the result into R1.

Figure 7.6 gives the sequence of control steps required to perform these operations for the single-bus architecture of Figure 7.1. Instruction execution proceeds as follows. In step 1, the instruction fetch operation is initiated by loading the contents of the PC into the MAR and sending a Read request to the memory. The Select signal is set to Select4, which causes the multiplexer MUX to select the constant 4. This value is added to the operand at input B, which is the contents of the PC, and the result is stored in register Z. The updated value is moved from register Z back into the PC during step 2, while waiting for the memory to respond. In step 3, the word fetched from the memory is loaded into the IR.

Steps 1 through 3 constitute the instruction fetch phase, which is the same for all instructions. The instruction decoding circuit interprets the contents of the IR at the beginning of step 4. This enables the control circuitry to activate the control signals for steps 4 through 7, which constitute the execution phase. The contents of register R3 are transferred to the MAR in step 4, and a memory read operation is initiated. Then

WING O'D Z'a'J)


5. Zout. WMFC

Replantselecty, Ald, Zn

8. Zout, Rin, End Step Action PCout, MARin, Read, Select4, Add, Zin Zout, PCin, Yin, WMFC MDRout, IRin R3out, MARin, Read Rlout, Yin, WMFC MDRout, SelectY, Add, Zin Zout, Rlin, End Figure 7.6 Control sequence for execution of the

instruction Add (R3),R1.

-12-



we need figure	7.19 & tigure)
(7.33) Suggest a formate fer Similar to figure 7.19. Organization as shown in	microinstruction  if the processor  Figure (7-8)
Solution 3-10  Solution 2 B Figure 7-8 contain 2 B Connected to the Aluo	
MDRout Je out = 12) 3378 (MDRoutA - NORMAN MDRoutB)	کے تحتوی علم مجیمو
FI_A FI_B  TOROUTA MDROUTB  R; outA RjoutB	
7-3477 merils of horizontal	and vertical microinst
horizontal microinstructions	Evertical microinstructions
· They are Longer	o They are require.
. They need a Large mi croppgram	1 more encoding and
areo	deloding of signals
· o used for CISC	Longer delay.
	microproper
	; Microprograms and ; Slower operation.
	1
	-1
-14-	,

